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Abstract. Current differencing transconductance amplifier 
(CDTA) is receiving considerable attention as a building 
block for current-mode (CM) analog signal processing / 
signal generation. In this paper, new CDTA based lossless 
grounded and floating inductance simulation circuits have 
been proposed. The proposed grounded simulated 
inductance circuit employs two CDTAs and a single 
grounded capacitor whereas the floating simulated 
inductance circuit employs three CDTAs and a grounded 
capacitor. The circuit for grounded inductance does not 
require any realization conditions whereas in case of 
floating inductance only equality of two transconductances 
is needed (which can be easily maintained in practice by 
ensuring equal dc bias currents in the two trans-
conductance amplifiers). Some sample results demon-
strating the applications of the new simulated inductors 
using CMOS CDTAs have been given to confirm the 
workability of the new circuits. 
Keywords  
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1. Introduction 
Recently, CDTAs have been extensively used as 
building blocks in a number of CM and voltage-mode 
(VM) signal processing and signal generation applications. 
Although the filter applications of CDTA have been 
reported in the literature such as a Tow-Thomas equivalent 
biquad using CDTAs presented in [1], a design of high 
order filters using CDTAs (cascadable filter, CDTA-based 
ladder structure and cascadable CM filter) were published 
in the literature [2], [3], [8], VM and CM KHN equivalents 
using CDTAs were published in [4], [5], and [7], allpass 
(AP) VM and CM filters using CDTAs appeared in [6] and 
[11], a MISO-type CM filter using CDTA was published in 
[9], and single CDTA  biquads in VM and CM have been 
presented in [12], [13], and [14]. There are several non 
filtering applications of CDTA such as quadrature 
oscillator in [15], [16], [19], [20] and multi-phase sinus-
oidal oscillator in [17], and single resistance controlled 
oscillator in [18]. It is interesting to note that although 
grounded and floating inductor using Current Differencing 
Buffered Amplifier (CDBA) (which can be considered to 
be a ‘sister’ of CDTA) have been reported earlier in [21] 
and [22], very few inductance simulation circuits using 
CDTAs have been reported in the literature so far. In fact, 
only the floating inductance circuit of [23] can be cited in 
this context. The purpose of this paper is, therefore, to 
propose a new lossless grounded inductance and an 
alternative lossless floating inductance simulation circuit 
using CDTAs. 
2. The Proposed New Configurations 
The proposed configurations are shown in Fig. 1 and 
in Fig. 2.  
Assuming an ideal CDTA is characterized by Vp = Vn 
= 0, Iz = Ip - In, Ix+ = gmVz, Ix- = - gmVz, where Vz = Iz.Zz and 
Zz is the external impedance connected to the z-terminal of 
the CDTA. 
For selected currents and node voltages, well-known 
equations can be obtained for Fig. 1 as: 
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The circuit, thus, simulates a grounded inductance 
with resulting value given by 
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Fig. 1. Proposed grounded inductance simulation 
configuration. 
p1 p2
n1 n2z1 z2
x+
x-
x+
x-
CDTACDTA
p3
n3 z3
x+
x-
CDTA
C
V1 V2
I1 I2
+ +
- -
IZ1 IZ2
IZ3
1
3
2
 
Fig. 2.  Proposed floating inductance simulation configuration. 
where gm1 and gm2 are the transconductances of CDTA1 
and CDTA2, respectively. 
Similarly, an analysis of the circuit shown in Fig. 2 
yields 
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with gm1 = gm2 = gm which proves that the circuit simulates 
a floating lossless inductance with the resulting inductance 
value given by 
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Note that ensuring gm1 = gm2 = gm requires only the 
equality of the two DC bias currents of the CDTAs which 
can be easily implemented in practice by ensuring equal dc 
bias currents in the two transconductance amplifiers. 
3. Non-Ideal Analysis and Sensitivity 
Performance 
Let Rp and Rn denote the input resistances of the p and 
n terminals of the CDTA respectively, CZ and CX denote 
the parasitic capacitances and RZ and RX  denote the 
parasitic resistances of the Z and X terminals of the CDTA, 
respectively. 
Assuming the external capacitance C to be much large 
than parasitic capacitances CX and CZ, considering RZ to be 
much greater than gmi; i=1,2, and, therefore, taking into 
account only the dominant non-ideal parasitic resistances 
Rp, Rn and RX of the CDTA, the input impedance for the 
circuit shown in Fig. 1 is  
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which yields 
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The sensitivities of Leq with respect to active and 
passive elements are: 
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Taking into account the non-idealities of the CDTA, 
namely 
  nnppZ III   ,  0 np VV , 
 ZmX VgI    and  ZmX VgI   
where 
  pp   1 ;   1p ,    nn   1 ;   1n  
denote the current tracking errors.  
For the circuit shown in Fig. 2, the non-ideal y-matrix 
is found to be 
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yields 
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The sensitivities of Leq with respect to active and 
passive elements are: 
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L
gS ,   1eqLCS . (10) 
From the above expressions, it is seen that all passive 
and active sensitivities of both the proposed circuits are 
low. 
4. Verification of the Workability of 
the New Proposed Grounded / 
Floating Inductance Configurations 
The workability of the proposed simulated inductors 
has been verified by realizing a band pass filter. 
Fig. 3 shows the schematics for the realization of the 
band pass filter, using the new simulated grounded 
inductor.  
p1
p2n1
n2z1 z2
x+
x-
x+
x-
CDTA2CDTA1
C
C
V0
Vin
2
1
R1
 
Fig. 3.   Band pass filter realized by the new grounded simu-
lated inductor. 
The transfer function realized by this configuration is 
given by 
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Fig. 4 shows the schematics for the realization of the 
band pass filter, using the proposed floating inductor 
circuit. 
The transfer function realized by this configuration is 
given by 
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Fig. 4. Band pass filter realized by the new floating simulated 
inductor. 
The performance of the new simulated inductors was 
evaluated by PSPICE (version 9.1) simulations. A CMOS 
implementation of the CDTA [13] was used to determine 
the frequency response of the grounded and floating 
simulated inductors. The following values were used for 
grounded inductor C = 0.3 nF, gm1 = gm2 = 281.418 μA/V, 
for floating inductor C = 0.1 nF, gm = gm3 = 281.418 μA/V. 
From the frequency response of the simulated grounded 
inductor (Fig. 5) it has been observed that the inductance 
value remains constant up to 1 MHz (0.960 mH). From the 
frequency response of the simulated floating inductor 
(Fig. 6) it has been observed that the inductance value 
remains constant up to 1 MHz (1.284 mH). 
To verify the theoretical analysis, the application 
circuits shown in Fig. 3 and Fig. 4 have been simulated 
using CMOS-based CDTA given in [13].The component 
values used for Fig. 3 C1 = 1.577 nF, C2 = 1 nF, R1 = 1 kΩ, 
and for Fig. 4 C1 = 0.04 F, C2 = 0.1 nF, R1 = 1 kΩ, 
R2 = 100 kΩ, the CDTA was biased with ± 2.5 volts DC 
power supplies with IB1 = IB2 = 54 µA and IB3 = 32 µA. IB1 
and IB2 are the biasing currents for the devices to perform 
the current differencing operation, while CDTA trans-
conductance is controlled by IB3. Fig. 7 and Fig. 8 show the 
simulated filter responses of the BP filters. Fig. 9 shows 
the unit step response of the filter of Fig. 3 which confirms 
the stability of the implemented filter. These results, thus, 
confirm the validity of the application of the proposed 
grounded / floating simulated inductance circuits. 
5. Concluding Remarks 
Among various modern active building blocks, 
CDTA is emerging as quite flexible and versatile for 
analog circuit design and has been used earlier for a variety 
of functions. However, the use of CDTA in the realization 
of grounded inductor had not been known earlier. This 
paper has filled this void by introducing a new CDTA- 
based grounded inductor and an alternative floating 
inductor (in addition to a CDTA-based floating inductor 
reported earlier in [23]) configurations. This paper, thus, 
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Fig. 5. Frequency response of simulated grounded inductor. 
 
Fig. 6. Frequency response of simulated floating inductor. 
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Fig. 7. Frequency response of BPF using simulated grounded 
inductor. 
has added two new circuits to the existing repertoire of 
CDTA-based application circuits. SPICE simulations have 
established the workability of the proposed formulations. 
Acknowledgement 
The authors gratefully acknowledge Prof. Dr. R. 
Senani, head, Division of Electronics  and  Communication 
100 102 104 106 108 1010
10-5
10-4
10-3
10-2
10-1
100
Frequency (Hz)
V
ol
ta
ge
 G
ai
n
 
Fig. 8. Frequency response of BPF using simulated floating 
inductor. 
 
Fig. 9. Unit step response of Fig. 3. 
Engineering, NSIT, Sector-3, Dwarka, New Delhi-110078, 
India, for useful discussions/suggestions and his help in the 
preparation of this manuscript. The authors would also like 
to thank the anonymous reviewers for their suggestions. 
References 
[1] BIOLEK, D. CDTA-Buildibg block for current-mode analog 
signal processing. In Proceedings of the ECCTD’03, vol. III. 
Krakow (Poland), 2003, p. 397 - 400. 
[2] BIOLEK, D., BIOLKOVA, V. Universal biquads using CDTA 
elements for cascade filter design. In Proceedings of the CSCC 
2003. Corfu (Greece), 2003. 
[3] BIOLEK, D., GUBEK, T., BIOLKOVA, V. Optimization of 
CDTA based circuits simulating ladder structures. WSEAS 
Transactions on Mathematics, 2004, vol. 3, no. 4, p. 783 - 788. 
[4] BIOLEK, D., BIOLKOVA, V. CDTA-C current-mode universal 
2nd –order filter. In Proceeding of the 5th WSEAS International 
Conference on Applied Informatics and Communications. Malta, 
2005, p. 411 - 414. 
[5] UYGUR, A., KUNTMAN, H., ZEKI, A. Multi-input multi-output 
CDTA-based KHN filter. In Proceedings of ELECO: The 4th 
International Conference on Electrical and Electronics 
Engineering. Bursa (Turkey), 2005, p. 46 - 50. 
198 D. PRASAD, D. R. BHASKAR, A. K. SINGH, NEW GROUNDED AND FLOATING SIMULATED INDUCTANCE CIRCUITS … 
[6] UYGUR, A., KUNTMAN, H. Low-voltage current differencing 
transconductance amplifier in a novel all pass configuration. In 
IEEE MELECON. Benalmadena (Spain), 2006, p. 23 - 26. 
[7] KESKIN, A. U., BIOLEK, D., HANCIOGLU, E., BIOLKOVA, V. 
Current-mode KHN filter employing current differencing 
transconductance amplifier. AEU –International Journal of 
Electronics and Communications, 2006, vol. 60, no. 6, p. 
443 - 446. 
[8] TANGSRIRAT, W., SURAKAMPONTORN, W. Systematic reali-
zation of cascadable current-mode filters using current 
differencing transconductance amplifiers. Frequenz, 2006, vol. 60, 
no. 11 - 12, p. 241 - 245. 
[9] TANGSRIRAT, W., DUMAWIPATA, T., SURAKAM-
PONTORN, W. Multiple-input single-output current-mode 
multifunction filter using current differencing transconductance 
amplifiers. AEU – International Journal of Electronics and 
Communications, 2007, vol. 61, p. 209 - 214. 
[10] BIOLEK, D., HANCIOGLU, E., KESKIN, A. U. High-per-
formance current differencing transconductance amplifier and its 
application in precision current-mode rectification. AEU –Int. 
Journal of Electronics and Communications, 2008, vol. 62, no. 2, 
p. 92 - 96.  
[11] TANJAROEN, W., TANGSRIRAT, W. Resistorless current-mode 
first-order allpass filter using CDTAs. In Proceedings of ECTI-
CON 2008. Krabi (Thailand), 2008, p. 721 - 724. 
[12] BIOLEK, D., BIOLKOVA, V., KOLKA, Z. Single-CDTA (cur-
rent differencing transconductance amplifier) current-mode biquad 
revisited. WSEAS Transactions on Electronics, 2008, vol. 5, no. 6, 
p. 250 - 256. 
[13] PRASAD, D., BHASKAR, D. R., SINGH, A.K. Universal cur-
rent-mode biquad filter using dual output current differencing 
transconductance amplifier. AEU –Int. Journal of Electronics and 
Communications, 009, vol. 63, p. 497 - 501. 
[14] PRASAD, D., BHASKAR, D. R., SINGH, A. K. Multi-function 
biquad using single current differencing transconductance 
amplifier. Analog Integrated Circuits and Signal Processing, 
2009, vol. 61, p. 309 - 313. 
[15] UYGUR, A., KUNTMAN, H. CDTA–based quadrature oscillator 
design. In EUSIPCO, European Signal Processing Conference. 
Florence (Italy), 2006, p. 4 - 8. 
[16] KESKIN, A. U., BIOLEK, D. Current mode quadrature oscillator 
using current differencing transconductance amplifiers (CDTA). 
IEE Proceedings Circuits Devices Systs., 2006, vol. 153 no. 3,  
p. 214 - 218. 
[17] TANGSRIRAT, W., TANJAROEN, W. Current-mode multiphase 
sinusoidal oscillator using current differencing transconductance 
amplifiers. Circuits, Systems and Signal Processing, 2008, vol. 27, 
no.1, p. 81 - 93.  
[18] PRASAD, D., BHASKAR, D. R., SINGH, A. K. Realization of 
Single-Resistance-Controlled Sinusoidal Oscillator:  A new appli-
cation of the CDTA. WSEAS Transactions on Electronics, 2008, 
vol. 5, no. 6, p. 257 - 259.  
[19] JAIKLA, W., SIRIPRUCHYANUN, M., BAJER, J., BIOLEK, D. 
A simple current-mode quadrature oscillator using single CDTA. 
Radioengineering, 2008, vol. 17, no. 4, p. 33 – 40. 
[20] LAHIRI, A., Novel voltage/current-mode quadrature oscillator 
using current differencing transconductance amplifier. Analog 
Integrated Circuits and Signal Processing, 2009, vol. 61, no. 2, 
p. 199-203. 
[21] TOKER, A., OZOGUZ, S., ACAR, C. CDBA-based fully in-
tegrated gyrator circuit suitable for electronically tunable 
inductance simulation. AEU – Int. Journal of Electronics and 
Communications, 2000, vol. 54, p. 293-296. 
[22] KESKIN, A. U., HANCIOGLU, E. CDBA-based synthetic 
floating inductance circuits with electronic tuning properties. ETRI 
journal, 2005, vol. 27, no. 2, p. 239 – 242. 
[23] BIOLEK, D., BIOLKOVA, V. Tunable ladder CDTA-based fil-
ters. In 4th Multiconference WSEAS. Spain, 2003, p. 1 - 3. 
About Authors… 
Dinesh PRASAD was born on July 05, 1977 in Gorakh-
pur, Uttar Pradesh, India. He obtained B. Tech. degree 
from Institute of Engineering and Technology (IET), 
Lucknow and M. Tech. with specialization in electronic 
circuits and systems design from Aligarh Muslim 
University, Aligarh, India. Dinesh Prasad joined the 
Electronics and Communication Engineering Department 
of Faculty of Engineering and Technology, Jamia Millia 
Islamia (a Central University), in February 2002 as 
a lecturer. He became sr. lecturer in February 2007. His 
teaching and current research interests are in the areas of 
bipolar and CMOS analog integrated circuits, current mode 
signal processing and circuits and systems. Prasad has 
authored or co-authored 6 research papers  - all in 
international journals. 
D. R. BHASKAR received the B.Sc. degree from Agra 
University, B. Tech degree from Indian Institute of 
Technology (IIT), Kanpur, M. Tech from IIT, Delhi and 
Ph. D. from University of Delhi. Dr Bhaskar held the 
positions of lecturer (1984-1990) and senior lecturer 
(1990-1995) at the Electrical Engineering Department of 
Delhi College of Engineering, Kashmere Gate, Delhi. He 
joined the Electronics and Communication Engineering 
(ECE) Department of Jamia Millia Islamia in July 1995, as 
a reader and became a professor in January 2002. He 
served as the head of the Department of ECE from 2002 to 
2005. His teaching and research interests are in the areas of 
bipolar and CMOS analog integrated circuits and systems, 
current mode signal processing, communication systems 
and electronic instrumentation. Professor Bhaskar has 
authored or co-authored 46 research papers all in 
international journals. He has acted/has been acting as 
a reviewer for several journals of IEEE, IEE and other 
international journals of repute. 
A. K. SINGH received B. Sc and M. Sc (1986, 1991) both 
from L. N. M University and M.Tech. (Electronics and 
Communication Engg.) from IASED Sardarsahar. He 
obtained Ph. D., in the area of analog integrated circuits 
and signal processing, from Netaji Subhas Institute of 
Technology (NSIT), New Delhi, University of Delhi, in 
1999. Dr Singh held the position of lecturer and senior 
lecturer (June 2000-August 2001) at the ECE Department, 
AKG Engineering College, Ghaziabad. He joined as a se-
nior lecturer in August 2001 and became assistant 
professor in April; 2002 at the ECE Department of 
Inderprastha Engineering College, Ghaziabad, India. In 
2006, he became an associate professor in the same 
department. His research interests are in the areas of 
bipolar and MOS analog antegrated circuits and signal 
processing. Dr. Singh has published 26 research papers in 
various international journals. 
